1994-06-24 14:02:31 +00:00
|
|
|
.\" $Id$
|
1991-10-01 12:18:39 +00:00
|
|
|
.TH 8080_AS 6 "$Revision$"
|
1987-03-02 11:28:52 +00:00
|
|
|
.ad
|
|
|
|
.SH NAME
|
|
|
|
8080_as \- assembler for Intel 8080 and 8085
|
|
|
|
.SH SYNOPSIS
|
1991-10-01 12:18:39 +00:00
|
|
|
~em/lib.bin/8080/as [options] argument ...
|
1987-03-02 11:28:52 +00:00
|
|
|
.SH DESCRIPTION
|
|
|
|
This assembler is made with the general framework
|
|
|
|
described in \fIuni_ass\fP(6). It is an assembler generating relocatable
|
|
|
|
object code in \fIack.out\fP(5) format.
|
2019-02-11 20:14:35 +00:00
|
|
|
.P
|
|
|
|
In addition to the standard 8080 mnemonics, both the documented 8085 extensions
|
|
|
|
(rim, sim) and the undocumented ones (dsub, arhl, rld, ldhi, ldsi, rstv, shlx,
|
|
|
|
lhlx, jnk, jk) are supported.
|
1987-03-02 11:28:52 +00:00
|
|
|
.SH SYNTAX
|
|
|
|
.IP registers
|
|
|
|
The 8080 has seven one-byte registers: a, b, c, d, e, h, l;
|
|
|
|
and two two-byte registers: sp and psw, respectively the stack pointer
|
|
|
|
and the processor status word.
|
|
|
|
.IP "addressing modes"
|
|
|
|
.nf
|
|
|
|
.ta 8n 16n 24n 32n 40n 48n
|
|
|
|
syntax meaning
|
|
|
|
|
|
|
|
expr one- or two-byte address or immediate
|
|
|
|
data, depending on the instruction.
|
|
|
|
|
|
|
|
a,b,c,d,e,h,l
|
|
|
|
sp,psw (lower byte) of register
|
|
|
|
|
|
|
|
b,d,h register-pair b-c, d-e, or h-l
|
|
|
|
|
|
|
|
m register-pair h-l is address of
|
|
|
|
(one or two byte) operand
|
|
|
|
.fi
|
|
|
|
.SH "SEE ALSO"
|
|
|
|
uni_ass(1),
|
|
|
|
ack(1),
|
|
|
|
ack.out(5),
|
|
|
|
.br
|
|
|
|
System 80/20-4 microcomputer hardware reference manual, 1978 Intel corporation
|