2016-12-10 17:23:07 +00:00
|
|
|
.sect .text
|
|
|
|
|
|
|
|
|
|
! Create empty set.
|
2017-01-15 21:28:14 +00:00
|
|
|
! Stack: ( size -- set )
|
2016-12-10 17:23:07 +00:00
|
|
|
|
|
|
|
|
.define .zer
|
|
|
|
|
.zer:
|
2017-01-15 21:28:14 +00:00
|
|
|
lwz r3, 0(sp)
|
|
|
|
|
addi sp, sp, 4
|
|
|
|
|
|
In PowerPC libem, use the new features of our assembler.
The new features are the hi16/lo16 and ha16/lo16 syntax for
relocations, and the extended mnemonics like "blr".
Use ha16/lo16 to load some double floats with 2 instructions (lis/lfd)
instead of 3 (lis/ori/lfd).
Use the extended names for branches, comparisons, and bit rotations,
so I can more easily read the code. The new names often encode the
same machine instructions as the old names, except in a few places
where I changed the instructions.
Stop using andi. when we don't need to set cr0. In inn.s, I change
andi. to extrwi to extract the same bits. In los.s and sts.s, I
change "andi. r3, r3, ~3" to "clrrwi r3, r3, 2". This avoids setting
cr0 and also stops clearing the high 16 bits of r3.
In csa.s, los.s, sts.s, I change some comparisons and right shifts
from signed to unsigned (cmplw, cmplwi, srwi), because the sizes are
unsigned. In inn.s, the right shift can be signed (sraw) or unsigned
(srw), but I use srw because we don't need the carry bit.
In fef8.s, I save an instruction by using rlwinm instead of addis/andc
to rlwinm to clear a field. The code no longer kills r7. In both
fef8.s and fif8.s, I remove the list of killed registers.
Also remove some whitespace from ends of lines.
2017-01-23 22:16:39 +00:00
|
|
|
srwi r7, r3, 2
|
|
|
|
|
li r4, 0 ! r4 = zero
|
2016-12-10 17:23:07 +00:00
|
|
|
neg r5, r3
|
|
|
|
|
add sp, sp, r5 ! allocate set
|
|
|
|
|
mr r6, sp ! r6 = ptr to set
|
|
|
|
|
mtspr ctr, r7 ! ctr = r3 / 4
|
|
|
|
|
1:
|
|
|
|
|
stw r4, 0(r6) ! store zero in set
|
|
|
|
|
addi r6, r6, 4
|
In PowerPC libem, use the new features of our assembler.
The new features are the hi16/lo16 and ha16/lo16 syntax for
relocations, and the extended mnemonics like "blr".
Use ha16/lo16 to load some double floats with 2 instructions (lis/lfd)
instead of 3 (lis/ori/lfd).
Use the extended names for branches, comparisons, and bit rotations,
so I can more easily read the code. The new names often encode the
same machine instructions as the old names, except in a few places
where I changed the instructions.
Stop using andi. when we don't need to set cr0. In inn.s, I change
andi. to extrwi to extract the same bits. In los.s and sts.s, I
change "andi. r3, r3, ~3" to "clrrwi r3, r3, 2". This avoids setting
cr0 and also stops clearing the high 16 bits of r3.
In csa.s, los.s, sts.s, I change some comparisons and right shifts
from signed to unsigned (cmplw, cmplwi, srwi), because the sizes are
unsigned. In inn.s, the right shift can be signed (sraw) or unsigned
(srw), but I use srw because we don't need the carry bit.
In fef8.s, I save an instruction by using rlwinm instead of addis/andc
to rlwinm to clear a field. The code no longer kills r7. In both
fef8.s and fif8.s, I remove the list of killed registers.
Also remove some whitespace from ends of lines.
2017-01-23 22:16:39 +00:00
|
|
|
bdnz 1b ! loop ctr times
|
|
|
|
|
blr
|
