Added comment

This commit is contained in:
ceriel 1988-04-26 13:04:04 +00:00
parent 7943327f7d
commit 6722c28d81

View file

@ -4,6 +4,12 @@ DEFINITION MODULE Processes;
From: "Programming in Modula-2", 3rd, corrected edition, by N. Wirth
Version: $Header$
*)
(*
As discussed in "Unfair Process Scheduling in Modula-2", by
D. Hemmendinger, SIGplan Notices Volume 23 nr 3, march 1988,
the scheduler in this module is unfair, in that in some circumstances
ready-to-run processes never get a turn.
*)
TYPE SIGNAL;