Added comment
This commit is contained in:
parent
7943327f7d
commit
6722c28d81
1 changed files with 6 additions and 0 deletions
|
@ -4,6 +4,12 @@ DEFINITION MODULE Processes;
|
||||||
From: "Programming in Modula-2", 3rd, corrected edition, by N. Wirth
|
From: "Programming in Modula-2", 3rd, corrected edition, by N. Wirth
|
||||||
Version: $Header$
|
Version: $Header$
|
||||||
*)
|
*)
|
||||||
|
(*
|
||||||
|
As discussed in "Unfair Process Scheduling in Modula-2", by
|
||||||
|
D. Hemmendinger, SIGplan Notices Volume 23 nr 3, march 1988,
|
||||||
|
the scheduler in this module is unfair, in that in some circumstances
|
||||||
|
ready-to-run processes never get a turn.
|
||||||
|
*)
|
||||||
|
|
||||||
TYPE SIGNAL;
|
TYPE SIGNAL;
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue