d0p1/ack
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Bug fixed for pattern 'sti $1 > 4' (ADDREG -> ADDSCR)

Browse source 
Bug was present since version 1.1
This commit is contained in:
bal 1985-04-16 15:24:23 +00:00
parent d10d14acac
commit 7b745d6fb2
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
mach/m68k2/cg/table
View file

@ -461,7 +461,7 @@ sti $1 == 2 | ADDREG ANY | remove(MEM_ALL)
move(%[2],{IADDREG,%[1]}) | | | move(%[2],{IADDREG,%[1]}) | | |
sti $1 == 4 | ADDREG ANY4 | remove(MEM_ALL) sti $1 == 4 | ADDREG ANY4 | remove(MEM_ALL)
move(%[2],{IADDREG4,%[1]}) | | | move(%[2],{IADDREG4,%[1]}) | | |
sti $1 > 4 | ADDREG | remove(ALL) sti $1 > 4 | ADDSCR | remove(ALL)
allocate(DATAREG4={IMMEDIATE4,$1/2-1}) allocate(DATAREG4={IMMEDIATE4,$1/2-1})
"1:" "1:"
"move.w (sp)+,(%[1])+" "move.w (sp)+,(%[1])+"