d0p1/ack
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Generate ld rd, (rs) instructions properly.

Browse source 
--HG--
branch : dtrg-videocore
This commit is contained in:
David Given 2013-05-22 11:02:46 +01:00
parent 9e556d8b7b
commit cdce394b6c
1 changed files with 1 additions and 1 deletions

2
mach/vc4/as/mach5.c
View file

@ -254,7 +254,7 @@ void mem_instr(quad opcode, int cc, int rd, long offset, int rs)
if ((rs < 0x10) && (rd < 0x10) && (offset == 0)) if ((rs < 0x10) && (rd < 0x10) && (offset == 0))
{ {
emit2(B16(00001000,00000000) | (opcode<<8) | (rs<<4) | (rd<<4)); emit2(B16(00001000,00000000) | (opcode<<8) | (rs<<4) | (rd<<0));
return; return;
} }