d0p1/ack
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

There was no RCK 2 due to a preprocessor-directive error

Browse source
This commit is contained in:
ceriel 1991-04-24 14:09:20 +00:00
parent e001541608
commit e4136ac8e5
4 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
mach/m68020/ncg/table
View file

@ -5879,8 +5879,8 @@ with STACK
/* gen jsr {absolute4, ".nop"} */ /* gen jsr {absolute4, ".nop"} */
#if WORD_SIZE==2 #if WORD_SIZE==2
#ifdef TBL68020
pat rck $1==2 pat rck $1==2
#ifdef TBL68020
with ext_addr D_REG with ext_addr D_REG
gen cmp2_w {absolute2, %1.bd}, %2 gen cmp2_w {absolute2, %1.bd}, %2
bcc {slabel, 1f} bcc {slabel, 1f}

2
mach/m68k2/ncg/table
View file

@ -5879,8 +5879,8 @@ with STACK
/* gen jsr {absolute4, ".nop"} */ /* gen jsr {absolute4, ".nop"} */
#if WORD_SIZE==2 #if WORD_SIZE==2
#ifdef TBL68020
pat rck $1==2 pat rck $1==2
#ifdef TBL68020
with ext_addr D_REG with ext_addr D_REG
gen cmp2_w {absolute2, %1.bd}, %2 gen cmp2_w {absolute2, %1.bd}, %2
bcc {slabel, 1f} bcc {slabel, 1f}

2
mach/m68k4/ncg/table
View file

@ -5879,8 +5879,8 @@ with STACK
/* gen jsr {absolute4, ".nop"} */ /* gen jsr {absolute4, ".nop"} */
#if WORD_SIZE==2 #if WORD_SIZE==2
#ifdef TBL68020
pat rck $1==2 pat rck $1==2
#ifdef TBL68020
with ext_addr D_REG with ext_addr D_REG
gen cmp2_w {absolute2, %1.bd}, %2 gen cmp2_w {absolute2, %1.bd}, %2
bcc {slabel, 1f} bcc {slabel, 1f}

2
mach/moon3/ncg/table
View file

@ -5879,8 +5879,8 @@ with STACK
/* gen jsr {absolute4, ".nop"} */ /* gen jsr {absolute4, ".nop"} */
#if WORD_SIZE==2 #if WORD_SIZE==2
#ifdef TBL68020
pat rck $1==2 pat rck $1==2
#ifdef TBL68020
with ext_addr D_REG with ext_addr D_REG
gen cmp2_w {absolute2, %1.bd}, %2 gen cmp2_w {absolute2, %1.bd}, %2
bcc {slabel, 1f} bcc {slabel, 1f}