dtrg
|
f371b251d2
|
Rationalised use of #includes to be more standards-compliant.
|
2006-07-22 00:46:16 +00:00 |
|
|
ceriel
|
ef0ecb31b2
|
Fix: sometimes produced branch to non-existing label
|
1994-11-29 14:53:02 +00:00 |
|
|
ceriel
|
5c83e7dbb5
|
Header --> Id
|
1994-06-24 11:31:16 +00:00 |
|
|
ceriel
|
7a0002427d
|
Use of em_flag was wrong: did not use sp_fmnem
|
1991-03-20 17:31:20 +00:00 |
|
|
ceriel
|
e264b45120
|
Changed #include's
|
1991-03-05 12:16:17 +00:00 |
|
|
ceriel
|
8f339de43b
|
Prevent possible null-dereference
|
1991-03-01 14:55:46 +00:00 |
|
|
ceriel
|
15449606d1
|
bug fix: if a case-statement did not have a default, so that the
default is the successor of the block containing the CSA/CSB instruction,
the branch to the CSA/CSB block was not optimized
|
1989-03-07 10:11:24 +00:00 |
|
|
ceriel
|
102a2b1061
|
don't optimize when ms_gto
|
1987-10-02 12:52:29 +00:00 |
|
|
ceriel
|
6eaf182cee
|
Added Rcs Id
|
1987-03-10 11:49:39 +00:00 |
|
|
ceriel
|
815166e421
|
Added copyright notice
|
1987-03-09 19:15:41 +00:00 |
|
|
bal
|
8668e313f8
|
bug fixed: same problem as in r1.3, now with csb.
Solution: only do block fusion if first block end on bra.
|
1985-09-19 11:14:55 +00:00 |
|
|
bal
|
a18c5dd9c4
|
bug fixed: last instruction of first block in block fusion optimization
can be a conditional branch. (bug detected by Ceriel).
|
1985-09-18 16:27:29 +00:00 |
|
|
bal
|
d41c902b12
|
Memory allocation/deallocation for extends changed.
|
1985-02-11 09:48:32 +00:00 |
|
|
bal
|
165965eadc
|
Initial revision
|
1984-11-27 15:40:13 +00:00 |
|