calculated incorrectly because of overflow errors. Replace it with an extended RELOPPC relocation which understands addis/ori pairs; add an la pseudoop to the assembler which generates these and the appropriate relocation. Make good. --HG-- branch : dtrg-experimental-powerpc-branch
		
			
				
	
	
		
			22 lines
		
	
	
	
		
			254 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			22 lines
		
	
	
	
		
			254 B
		
	
	
	
		
			C
		
	
	
	
	
	
| #
 | |
| ! $Source$
 | |
| ! $State$
 | |
| ! $Revision$
 | |
| 
 | |
| ! Declare segments (the order is important).
 | |
| 
 | |
| .sect .text
 | |
| .sect .rom
 | |
| .sect .data
 | |
| .sect .bss
 | |
| 
 | |
| #define IFFALSE 4
 | |
| #define IFTRUE 12
 | |
| #define ALWAYS 20
 | |
| #define DNZ 16
 | |
| 
 | |
| #define LT 0
 | |
| #define GT 1
 | |
| #define EQ 2
 | |
| #define OV 3
 | |
| 	
 |