xv6-65oo2/kernel/uart.c

195 lines
4.6 KiB
C
Raw Normal View History

2019-07-27 10:44:24 +00:00
//
// low-level driver routines for 16550a UART.
//
#include "types.h"
#include "param.h"
2019-05-31 13:45:59 +00:00
#include "memlayout.h"
#include "riscv.h"
#include "spinlock.h"
#include "proc.h"
#include "defs.h"
2019-07-27 10:44:24 +00:00
// the UART control registers are memory-mapped
// at address UART0. this macro returns the
// address of one of the registers.
#define Reg(reg) ((volatile unsigned char *)(UART0 + reg))
2019-07-28 11:43:22 +00:00
// the UART control registers.
// some have different meanings for
// read vs write.
// see http://byterunner.com/16550.html
2020-07-23 10:27:20 +00:00
#define RHR 0 // receive holding register (for input bytes)
#define THR 0 // transmit holding register (for output bytes)
#define IER 1 // interrupt enable register
#define IER_TX_ENABLE (1<<0)
#define IER_RX_ENABLE (1<<1)
#define FCR 2 // FIFO control register
#define FCR_FIFO_ENABLE (1<<0)
#define FCR_FIFO_CLEAR (3<<1) // clear the content of the two FIFOs
#define ISR 2 // interrupt status register
#define LCR 3 // line control register
#define LCR_EIGHT_BITS (3<<0)
#define LCR_BAUD_LATCH (1<<7) // special mode to set baud rate
#define LSR 5 // line status register
#define LSR_RX_READY (1<<0) // input is waiting to be read from RHR
#define LSR_TX_IDLE (1<<5) // THR can accept another character to send
2019-07-27 10:44:24 +00:00
#define ReadReg(reg) (*(Reg(reg)))
#define WriteReg(reg, v) (*(Reg(reg)) = (v))
// the transmit output buffer.
struct spinlock uart_tx_lock;
#define UART_TX_BUF_SIZE 32
char uart_tx_buf[UART_TX_BUF_SIZE];
int uart_tx_w; // write next to uart_tx_buf[uart_tx_w++]
int uart_tx_r; // read next from uart_tx_buf[uar_tx_r++]
2020-08-28 09:51:48 +00:00
extern volatile int panicked; // from printf.c
void uartstart();
void
uartinit(void)
{
2019-07-27 10:44:24 +00:00
// disable interrupts.
WriteReg(IER, 0x00);
2019-07-27 10:44:24 +00:00
// special mode to set baud rate.
2020-07-23 10:27:20 +00:00
WriteReg(LCR, LCR_BAUD_LATCH);
2019-07-27 10:44:24 +00:00
// LSB for baud rate of 38.4K.
WriteReg(0, 0x03);
2019-07-27 10:44:24 +00:00
// MSB for baud rate of 38.4K.
WriteReg(1, 0x00);
2019-05-31 13:45:59 +00:00
// leave set-baud mode,
// and set word length to 8 bits, no parity.
2020-07-23 10:27:20 +00:00
WriteReg(LCR, LCR_EIGHT_BITS);
2019-07-27 10:44:24 +00:00
// reset and enable FIFOs.
2020-07-23 10:27:20 +00:00
WriteReg(FCR, FCR_FIFO_ENABLE | FCR_FIFO_CLEAR);
// enable transmit and receive interrupts.
2020-07-23 10:27:20 +00:00
WriteReg(IER, IER_TX_ENABLE | IER_RX_ENABLE);
initlock(&uart_tx_lock, "uart");
}
// add a character to the output buffer and tell the
// UART to start sending if it isn't already.
2020-07-22 14:31:46 +00:00
// blocks if the output buffer is full.
// because it may block, it can't be called
// from interrupts; it's only suitable for use
// by write().
void
2020-07-22 14:31:46 +00:00
uartputc(int c)
{
acquire(&uart_tx_lock);
2020-08-28 09:51:48 +00:00
if(panicked){
for(;;)
;
}
while(1){
if(((uart_tx_w + 1) % UART_TX_BUF_SIZE) == uart_tx_r){
// buffer is full.
2020-07-22 14:31:46 +00:00
// wait for uartstart() to open up space in the buffer.
sleep(&uart_tx_r, &uart_tx_lock);
} else {
uart_tx_buf[uart_tx_w] = c;
uart_tx_w = (uart_tx_w + 1) % UART_TX_BUF_SIZE;
uartstart();
release(&uart_tx_lock);
return;
}
}
}
2020-07-22 14:31:46 +00:00
// alternate version of uartputc() that doesn't
// use interrupts, for use by kernel printf() and
// to echo characters. it spins waiting for the uart's
// output register to be empty.
void
uartputc_sync(int c)
{
push_off();
2020-08-28 09:51:48 +00:00
if(panicked){
for(;;)
;
}
2020-07-22 14:31:46 +00:00
// wait for Transmit Holding Empty to be set in LSR.
2020-07-23 10:27:20 +00:00
while((ReadReg(LSR) & LSR_TX_IDLE) == 0)
2020-07-22 14:31:46 +00:00
;
WriteReg(THR, c);
pop_off();
}
// if the UART is idle, and a character is waiting
// in the transmit buffer, send it.
// caller must hold uart_tx_lock.
// called from both the top- and bottom-half.
void
uartstart()
{
while(1){
if(uart_tx_w == uart_tx_r){
// transmit buffer is empty.
return;
}
2020-07-23 10:27:20 +00:00
if((ReadReg(LSR) & LSR_TX_IDLE) == 0){
// the UART transmit holding register is full,
// so we cannot give it another byte.
// it will interrupt when it's ready for a new byte.
return;
}
int c = uart_tx_buf[uart_tx_r];
uart_tx_r = (uart_tx_r + 1) % UART_TX_BUF_SIZE;
// maybe uartputc() is waiting for space in the buffer.
wakeup(&uart_tx_r);
WriteReg(THR, c);
}
}
2019-07-27 09:47:19 +00:00
// read one input character from the UART.
// return -1 if none is waiting.
2019-06-03 21:49:27 +00:00
int
uartgetc(void)
{
2019-07-27 10:44:24 +00:00
if(ReadReg(LSR) & 0x01){
2019-06-03 21:49:27 +00:00
// input data is ready.
2019-07-27 10:44:24 +00:00
return ReadReg(RHR);
2019-06-03 21:49:27 +00:00
} else {
return -1;
2019-06-03 21:59:17 +00:00
}
}
// handle a uart interrupt, raised because input has
// arrived, or the uart is ready for more output, or
// both. called from trap.c.
void
uartintr(void)
{
// read and process incoming characters.
2019-06-03 21:59:17 +00:00
while(1){
int c = uartgetc();
if(c == -1)
break;
consoleintr(c);
}
// send buffered characters.
acquire(&uart_tx_lock);
uartstart();
release(&uart_tx_lock);
}