xv6-65oo2/x86.h

160 lines
2.7 KiB
C
Raw Normal View History

2007-08-31 19:55:27 +00:00
// Routines to let C code use special x86 instructions.
2006-09-07 14:12:30 +00:00
static inline uchar
2007-08-20 18:55:51 +00:00
inb(ushort port)
2006-06-12 15:22:12 +00:00
{
uchar data;
2007-08-27 12:48:20 +00:00
asm volatile("in %1,%0" : "=a" (data) : "d" (port));
return data;
2006-06-12 15:22:12 +00:00
}
static inline void
2006-06-12 15:22:12 +00:00
insl(int port, void *addr, int cnt)
{
asm volatile("cld\n\trepne\n\tinsl" :
"=D" (addr), "=c" (cnt) :
"d" (port), "0" (addr), "1" (cnt) :
"memory", "cc");
2006-06-12 15:22:12 +00:00
}
static inline void
2007-08-20 18:55:51 +00:00
outb(ushort port, uchar data)
2006-06-12 15:22:12 +00:00
{
asm volatile("out %0,%1" : : "a" (data), "d" (port));
2006-06-12 15:22:12 +00:00
}
static inline void
2007-08-20 18:55:51 +00:00
outw(ushort port, ushort data)
2006-06-12 15:22:12 +00:00
{
asm volatile("out %0,%1" : : "a" (data), "d" (port));
2006-06-12 15:22:12 +00:00
}
static inline void
2006-06-12 15:22:12 +00:00
outsl(int port, const void *addr, int cnt)
{
asm volatile("cld\n\trepne\n\toutsl" :
"=S" (addr), "=c" (cnt) :
"d" (port), "0" (addr), "1" (cnt) :
"cc");
2006-06-12 15:22:12 +00:00
}
kernel SMP interruptibility fixes. Last year, right before I sent xv6 to the printer, I changed the SETGATE calls so that interrupts would be disabled on entry to interrupt handlers, and I added the nlock++ / nlock-- in trap() so that interrupts would stay disabled while the hw handlers (but not the syscall handler) did their work. I did this because the kernel was otherwise causing Bochs to triple-fault in SMP mode, and time was short. Robert observed yesterday that something was keeping the SMP preemption user test from working. It turned out that when I simplified the lapic code I swapped the order of two register writes that I didn't realize were order dependent. I fixed that and then since I had everything paged in kept going and tried to figure out why you can't leave interrupts on during interrupt handlers. There are a few issues. First, there must be some way to keep interrupts from "stacking up" and overflowing the stack. Keeping interrupts off the whole time solves this problem -- even if the clock tick handler runs long enough that the next clock tick is waiting when it finishes, keeping interrupts off means that the handler runs all the way through the "iret" before the next handler begins. This is not really a problem unless you are putting too many prints in trap -- if the OS is doing its job right, the handlers should run quickly and not stack up. Second, if xv6 had page faults, then it would be important to keep interrupts disabled between the start of the interrupt and the time that cr2 was read, to avoid a scenario like: p1 page faults [cr2 set to faulting address] p1 starts executing trapasm.S clock interrupt, p1 preempted, p2 starts executing p2 page faults [cr2 set to another faulting address] p2 starts, finishes fault handler p1 rescheduled, reads cr2, sees wrong fault address Alternately p1 could be rescheduled on the other cpu, in which case it would still see the wrong cr2. That said, I think cr2 is the only interrupt state that isn't pushed onto the interrupt stack atomically at fault time, and xv6 doesn't care. (This isn't entirely hypothetical -- I debugged this problem on Plan 9.) Third, and this is the big one, it is not safe to call cpu() unless interrupts are disabled. If interrupts are enabled then there is no guarantee that, between the time cpu() looks up the cpu id and the time that it the result gets used, the process has not been rescheduled to the other cpu. For example, the very commonly-used expression curproc[cpu()] (aka the macro cp) can end up referring to the wrong proc: the code stores the result of cpu() in %eax, gets rescheduled to the other cpu at just the wrong instant, and then reads curproc[%eax]. We use curproc[cpu()] to get the current process a LOT. In that particular case, if we arranged for the current curproc entry to be addressed by %fs:0 and just use a different %fs on each CPU, then we could safely get at curproc even with interrupts disabled, since the read of %fs would be atomic with the read of %fs:0. Alternately, we could have a curproc() function that disables interrupts while computing curproc[cpu()]. I've done that last one. Even in the current kernel, with interrupts off on entry to trap, interrupts are enabled inside release if there are no locks held. Also, the scheduler's idle loop must be interruptible at times so that the clock and disk interrupts (which might make processes runnable) can be handled. In addition to the rampant use of curproc[cpu()], this little snippet from acquire is wrong on smp: if(cpus[cpu()].nlock == 0) cli(); cpus[cpu()].nlock++; because if interrupts are off then we might call cpu(), get rescheduled to a different cpu, look at cpus[oldcpu].nlock, and wrongly decide not to disable interrupts on the new cpu. The fix is to always call cli(). But this is wrong too: if(holding(lock)) panic("acquire"); cli(); cpus[cpu()].nlock++; because holding looks at cpu(). The fix is: cli(); if(holding(lock)) panic("acquire"); cpus[cpu()].nlock++; I've done that, and I changed cpu() to complain the first time it gets called with interrupts disabled. (It gets called too much to complain every time.) I added new functions splhi and spllo that are like acquire and release but without the locking: void splhi(void) { cli(); cpus[cpu()].nsplhi++; } void spllo(void) { if(--cpus[cpu()].nsplhi == 0) sti(); } and I've used those to protect other sections of code that refer to cpu() when interrupts would otherwise be disabled (basically just curproc and setupsegs). I also use them in acquire/release and got rid of nlock. I'm not thrilled with the names, but I think the concept -- a counted cli/sti -- is sound. Having them also replaces the nlock++/nlock-- in trap.c and main.c, which is nice. Final note: it's still not safe to enable interrupts in the middle of trap() between lapic_eoi and returning to user space. I don't understand why, but we get a fault on pop %es because 0x10 is a bad segment descriptor (!) and then the fault faults trying to go into a new interrupt because 0x8 is a bad segment descriptor too! Triple fault. I haven't debugged this yet.
2007-09-27 12:58:42 +00:00
static inline uint
read_ebp(void)
{
uint ebp;
asm volatile("movl %%ebp, %0" : "=a" (ebp));
return ebp;
}
struct segdesc;
2006-06-12 15:22:12 +00:00
static inline void
lgdt(struct segdesc *p, int size)
2006-06-12 15:22:12 +00:00
{
volatile ushort pd[3];
2006-09-06 17:27:19 +00:00
pd[0] = size-1;
pd[1] = (uint)p;
pd[2] = (uint)p >> 16;
2007-08-24 00:02:03 +00:00
asm volatile("lgdt (%0)" : : "r" (pd));
}
struct gatedesc;
static inline void
lidt(struct gatedesc *p, int size)
{
volatile ushort pd[3];
2006-09-06 17:27:19 +00:00
pd[0] = size-1;
pd[1] = (uint)p;
pd[2] = (uint)p >> 16;
2006-09-06 17:27:19 +00:00
2007-08-24 00:02:03 +00:00
asm volatile("lidt (%0)" : : "r" (pd));
2006-06-12 15:22:12 +00:00
}
static inline void
2006-07-20 09:07:53 +00:00
ltr(ushort sel)
2006-06-12 15:22:12 +00:00
{
asm volatile("ltr %0" : : "r" (sel));
2006-06-12 15:22:12 +00:00
}
static inline uint
2006-06-12 15:22:12 +00:00
read_eflags(void)
{
uint eflags;
asm volatile("pushfl; popl %0" : "=r" (eflags));
return eflags;
2006-06-12 15:22:12 +00:00
}
static inline void
2006-07-20 09:07:53 +00:00
write_eflags(uint eflags)
2006-06-12 15:22:12 +00:00
{
asm volatile("pushl %0; popfl" : : "r" (eflags));
2006-06-12 15:22:12 +00:00
}
static inline uint
xchg(volatile uint *addr, uint newval)
{
2006-07-20 09:07:53 +00:00
uint result;
// The + in "+m" denotes a read-modify-write operand.
asm volatile("lock; xchgl %0, %1" :
"+m" (*addr), "=a" (result) :
"1" (newval) :
"cc");
return result;
}
static inline void
cli(void)
{
asm volatile("cli");
}
static inline void
sti(void)
{
asm volatile("sti");
}
2007-08-31 19:55:27 +00:00
// Layout of the trap frame built on the stack by the
// hardware and by trapasm.S, and passed to trap().
struct trapframe {
2006-09-06 17:50:20 +00:00
// registers as pushed by pusha
uint edi;
uint esi;
uint ebp;
2006-09-06 17:50:20 +00:00
uint oesp; // useless & ignored
uint ebx;
uint edx;
uint ecx;
uint eax;
2006-09-06 17:50:20 +00:00
// rest of trap frame
ushort gs;
ushort padding1;
ushort fs;
ushort padding2;
ushort es;
ushort padding3;
ushort ds;
ushort padding4;
uint trapno;
2006-09-06 17:50:20 +00:00
// below here defined by x86 hardware
uint err;
uint eip;
ushort cs;
ushort padding5;
uint eflags;
2006-09-06 17:50:20 +00:00
// below here only when crossing rings, such as from user to kernel
uint esp;
ushort ss;
ushort padding6;
2006-06-12 15:22:12 +00:00
};